Full Introducation about QuickLogic PolarPro II FPGA Family

Are you an electronics enthusiast? Do you need logic and truth in your life? There is exciting and tremendous growth in microprocessors and computer chips development. This is because they are such essential components to the modern world today. You can use them to connect to the internet or run programs such as word-processing software, and they are helpful throughout many other functions of our modern lives. However, one thing has not been a revolutionary part of our technology. That is the microprocessor’s ability to process signals and information quickly. This is effectively the heart of a microprocessor. It can process information as quickly and efficiently as possible. If a microprocessor can’t do this, it will not satisfy our current technological needs.

However, there is hope in FPGAs or Field Programmable Gate Arrays. FPGAs help improves upon microprocessors‘ limitations depending on their speed and efficiency. They can do this because they process signals and information and program them. The FPGA is essentially a microprocessor on a chip that we can reprogram like a less-advanced personal computer version. This means you can change the capabilities and performance of your device very easily in just a few minutes or even seconds if you are an expert.

FPGAs have been used in the past to make video-game controllers. However, they are being used to improve multiple parts of our society—for example, FPGAs program human organs, prosthetic limbs, and even artificial hearts. The latter is an exciting prospect for many of us as heart disease is a very common occurrence in this modern world. Therefore, it is certainly possible that we will be able to make whole-body replacements for people with unfortunate or fatal conditions such as this one in the future.


Reques  PCB Manufacturing  & Assembly Quote , Pls Send PCB Files to Sales@raypcb.com Now



PolarPro history and evolution

QuickLogic was founded in 1999 by engineers working at Analog Devices. The company’s growth continued at an exponential pace, however. So, in addition to increasing their technological ability, they were able to find and hire the many great minds they needed to make this possible.

QuickLogic is one of the main providers on the FPGA market. They have worked with several Fortune 500 companies and niche customers such as Rayming PCB & Assembly. In particular, a very large customer they have worked with has been using QuickLogic’s Cyclone V FPGA for a completely new ASIC design they are developing. This customer has also used many of our hardware acceleration drivers (BIDIR, ADLC) to make custom board designs specifically for this customer’s application.

PolarPro II FPGA family

The P2 family is the latest addition to our advanced FPGA family. This family has been designed from the ground up for signal processing applications. The new PolarPro II FPGA will fit into any application where you need an ultra-fast, high-performance processor that is also highly configurable and not resource-constrained. With this new design, they have significantly lowered the FPGAs cost. We do this by implementing a high level of design re-use, lowering the resources required to produce our chips.

The PolarPro II FPGA family is based upon our PolarPro FPGA and features many enhancements to the original design that have greatly improved the processing speed and efficiency. First, they have added many high-speed memory blocks to scale from 512KB steps up to 5MB steps. This was critical in reducing our computational latency to a new industry-low of 15 clocks. They have also added a high I/O count that is on par with the market’s largest FPGA. All of this combined creates an ultra-fast and extremely powerful FPGA for your needs.

The PolarPro II family is compatible with the PolarPro and EP2 families, which means you will utilize existing system designs with almost no modifications required.

The next generation of FPGAs will be the ORCA™ family. This family will feature even further improvements in performance and design efficiency over the previous FPGA families. They are excited about this new release and look forward to seeing you soon. One of the main devices in this family is the QL2P150-7PUN121C. This device is a very high-performance processor or system-on-a-chip.

Clear story of QuickLogic PolarPro II Family


PolarPro II FPGAs are suitable for almost any application where you need an ultra-fast, high-performance processor and the flexibility to scale. Be it the smallest point-of-sale and payment terminals to high-resolution video processing systems. These FPGAs will fit your needs.

Low Latency

The PolarPro II GXB provides a latency of 21 clocks (15 clocks on the LX/LX+). Compared to the previous generation, this is a significant reduction in latency.


To fully utilize the improvement in latency offered by the PolarPro II FPGAs, you will need to understand how much of your system requires true processing power or how much you can reduce the number of resources necessary to produce your chips. The FPGA I/O is suitable to provide both types of diversity. For applications that require high performance, use QL2GXB-150-7PUN121C. For applications that do not require all the resources of QL2GXB-150-7PUN121C, use the PolarPro II LX/LX+. The LX/LX+ is easy to program and easy to design.


Reques  PCB Manufacturing  & Assembly Quote , Pls Send PCB Files to Sales@raypcb.com Now


QuickLogic PolarPro II Family

Design Reprogrammability

The PolarPro II is an FPGA, which means you can change the functionality of your system over time through software without having to redesign or replace hardware components.

Lowest Cost

FPGAs are versatile and customizable, providing the lowest cost per part for your application. We provide the best price-performance ratio on the market and take great pride in helping you reduce your hardware costs even further.

Easily Customized

The PolarPro II FPGAs are easy to modify for your specific needs. Start with the existing system design or do your designing, and we will be able to consider your needs when developing an FPGA-based solution.


These FPGAs are suitable to be highly configurable. You can completely customize your system in one of the standard configurations or create your own. In addition, the core programs have no restrictions on their use by using the powerful bit stream interface, and you can modify them without redesigning them.


The QL2P150-7PUN121C can be easily customized to meet your needs. We do this by utilizing the power of the Designer/Device Manager and Batch Compiler. These tools are suitable to be used by non-Coders, which means it will take less time to do your design, and we will provide you with a custom FPGA design that fits your needs.


Our Qsys is a software application that helps you quickly develop and design your system. It allows you to automatically configure the FPGA core, quickly and easily create your bit file, and even simulate your design on-screen.

Development Platforms

They provide the tools needed to help you develop your FPGA system. We have provided example designs that efficiently work with any application you need, and we provide a free evaluation board through QuickLogic’s website or our various resellers.

QL2P150-7PUN121C Technical Attributes

The QL2GXB-150-7PUN121C is now available in both a monolithic configuration and an XC0.5 die version with 7 Purotu blocks.

The monolithic device has an On-Board Boot ROM that immediately controls the device upon power-up and program load. This is necessary for all FPGAs. It provides the first example of configuring the design into a usable state. Additionally, both products support the same Xilinx system interface and can be helpful in the same SDAccel systems.

The QL2P150-7PUN121C has several features to make it easy to design with, including:

1. Security Links

The QL2P150-7PUN121C is a highly secure device. It can allow many of the security features you would expect on any FPGA system. Still, technology has made it possible to put these security functions into an FPGA at a low cost. For example, a “Security Link” allows the FPGA to provide secure functionality, such as authentication and encryption, without having to put this functionality onto your custom chip. Programming these optional links completely disables the FPGA core and user I/O access. Adding security links is entirely optional, or you can disable them altogether if you need to use the FPGA in a system that needs to be less secure.


JTAG is a powerful technology that allows you to program the FPGA similarly to bitstream programming. It is an industry standard, and it provides several benefits for your design. You can connect a JTAG device that can do more types of connectivity, such as UART, PORTA, and so forth. Connecting the FPGA directly to another device used for debugging purposes is impossible because connections are made close to the debugged device. The devices comply with IEEE 1149.1. JTAG tests allow users to test the FPGA directly from their development equipment. These tests include:

Bypass Instruction:

This allows you to bypass the FPGA’s code when not needed. This is a good test for power and makes sure that your FPGA works regardless of the state of the software controlling it. It places a device in a known state and then takes it back in the same state. This test allows users to test a device without passing through the FPGA’s code.

The JTAG debugger can also be connected to your computer using a PC side serial port, USB, or cable such as the JTAG-USB2C, a USB-attached version of our popular version JTAG-USB connector.

Sample/Preload Instruction:

This lets you load software into the FPGA and then image it off for analysis. This is primarily essential for debugging purposes and verification of a design. It allows you to capture the design in its final state without running it. You can then debug the code, modify it, or analyze it using your PC side debugger.

Extest Instruction:

This allows you to test vectors in an FPGA design. It will enable you to verify the functionality of your design through a very fast and accurate method. For example, this can test memory or ensure that a design is free of errors.


Reques  PCB Manufacturing  & Assembly Quote , Pls Send PCB Files to Sales@raypcb.com Now



3. Very Low Power Mode

The FPGA’s design includes many functions used for generating power in a very low power mode. This is often helpful for designs that run on batteries or do not have power available from an AC source. These functions are also an excellent way to provide FPGA functionality on a system that can use a smaller amount of power or does not need all the features an FPGA provides.

It has an Enter/exit VLP mode from/to normal operation in less than ten µs (1 nanosecond). It starts down in less than

Forty µs and is generally ready to start doing useful work in 1.5 ms. The device’s power consumption is low (around 100 mA/MHz clock, typically 60-80 mA at 0 MHz). This means that the FPGA can continue to operate even after all the components are powered off.

This can be helpful for designs that do not need a lot of power and maintain the ability to respond when power is needed quickly.

4. Advanced Clock Network

The FPGA design provides a clock network that allows you to easily control various features of the FPGA without having to go through the process of generating a clock waveform and subsequently using this waveform as an input to your design. It allows for manipulating the clock frequency and even the waveform phase. We call this Advanced Clock Network (ACN) because it runs more advanced than previous generations’ ACNs.

One-user Configurable Clock Manager:

This allows you to change the device’s internal clock. This is often helpful in designs with clock sources that are not necessary during a phase, such as communication or data transfer. It can also be beneficial with sources that are dependent on other clocks. In this way, if you need to change the speed of one source, it will take care of synchronizing itself with another signal.

1 dedicated clock source/network per quadrant:

The outputs of the ACN allow you to control a separate clock network for each quadrant of the FPGA. For example, this will enable you to assign different clocks, such as a USB clock, to one user while controlling the USB hub through a second ACN.

4 quad clock sources/networks per quadrant:

The ACN can provide 4 quadrant clocks per quadrant, allowing you to get more features for your design and should there be a use for them.

20 quad clock sources/networks per device:

20 quadrant clock networks per device. This means that you have a total of 80 clocks that can be essential for different purposes in your design.

4 programmable global clock sources/networks:

4 global clock networks are programmable. These can be helpful for clocks that are not assigned to any quadrant or for clocks that we must synchronize across the entire device.

1 dedicated global clock source/network:

1 dedicated global clock network per device. This is the highest level of clock networking and allows you to control a single global clock that spans all quadrants of the FPGA. It also allows you to assign up to 4 different clocks per quadrant.

5. Programmable I/O

The FPGA provides a variety of programmable I/O to allow you to connect devices such as sensors, signal generators, and IO memory. These have often been helpful in designs requiring real-time I/O, such as for instrumentation purposes and tasks requiring a fast response. These are also suitable for controlling devices such as LEDs and LCDs. It is also connected to the outside world through serial ports, USB, CAN, and Ethernet. These outputs are also helpful in many forms of motor control, such as stepper motors and DC motors. It has up to 38 LVDS channels and 82 MBIT channels available for you to use for your design.

Bank programmable I/O standards:

LVCMOS18, LVCMOS,  LVTTL, and PCI Express work well with one of the four types of I/O standards. These are commonly necessary for designs that require a more standard form of I/O, such as LVDS and LVCMOS. In these standards, you can have up to 22 I/Os at 3.3V and 2 I/Os at 1.5V.

Eight independent I/O banks:

Each bank can be programmed to support a particular type of I/O standard. This allows you to take advantage of the multiple standards without changing your design by using an external switch box.

Individual programmable slew rate control:

The slew rate control allows you to change the speed of the I/O for each bank. This is important for design such as multi-axis robots that require different input speeds.

Programmable and external slave capability:

A programmable option is available to support external slave capability that allows you to connect to multiple master devices and place the device into high-speed mode. This provides a high-speed interface option if it is necessary for your application.


Reques  PCB Manufacturing  & Assembly Quote , Pls Send PCB Files to Sales@raypcb.com Now



6. Embedded Dual-Port SRAM

This type of memory is embedded within the device and is essential for your designs. It is one of the most used forms of memory in FPGA designs. This makes it easy to control and access SRAM from within a design without using external memory banks. These also allow for smaller designs that can use less power and perform tasks such as data logging, reducing system costs, and improving response times. In addition, we can access this memory by 2 ports allowing you to do read/write or read-only operations simultaneously.

It can be helpful for various tasks, including data logging and system calibration. In addition, it can also be suitable in designing robotics where complex signals need to be recorded and analyzed. Finally, it is also helpful in addressing the waveform when it is not beneficial for other tasks such as out-of-order execution or when it may interfere with another task.

Cascadable and configurable aspect ratio:

Memory ratios can change between 1:4 to 4:1. This ratio is essential when designing memory-intensive tasks such as data logging or waveform generation. The 4:1 ratio allows you to perform the required task while using fewer resources. In addition, you can use a smaller ratio for smaller systems such as in-car infotainment devices.

Embedded asynchronous/synchronous FIFO controller:

We can configure the device to support FIFO operation. This allows you to perform a buffer memory function and use it for data logging or waveform generation.

Embedded memory refresh or refresh through external signals:

The device also provides LED outputs that refresh the SRAM without external signals such as I/O, user-programmable, or global clock networks. This helps reduce the power consumption of your design, allowing for use in low power applications such as automotive infotainment systems.

True dual-port capability:

The device supports the capability of one memory and waveform reading functionality simultaneously. In this configuration, you can perform a waveform capture while storing the data within the SRAM.

High-performance SRAM blocks:

Each quadrant has two 4-kilobit blocks and two 2-kilobit blocks. This allows you to design with a combination of 8 kilobits and 16 kilobits of SRAM. This can provide a very high level of memory performance while using less power in your design.

7. Low Power Programmable Logic

In addition to the high-level on-chip programmable logic, a low-power version of the logic is also available. The dedicated low power network can access this. This network allows you to conserve power without affecting your normal design if you only need a low-power operation.

It has up to 12 separate output pins that allow you to control multiple functions such as LEDs, motors, and DC motors. It supports selectable outputs that can work at either TTL or CMOS levels. In addition, it can be helpful for applications that require high power and low latency, such as motor control.

It has a programmable clock tree that can support all the different clock rates of the chip, including frequencies that follow the specific requirements of your design. You can use this tree to connect to a single master clock, or you can use it to connect to several clocks at once. In addition, you can control how fast and when the logic will switch between those clocks. This is a helpful feature for running several different design components at different speeds.

EEE compliant:

This allows you to perform on-chip testing in compliance with the EEE 1149.1 standard. This is useful for debugging and testing your design before it goes out for production.

Nonvolatile, instant-on:

When we apply power to the device, it immediately starts operating. This is an important feature when allowing your design to start quickly while preserving power.

System gates:

This allows you to perform your design using the full processing power of the device. This is an important feature when using all the available resources in your design. It has up to 150k system gates. In addition, you also have the option of sizing the device by using from 8k to 144k system gates, depending on your design needs.


Reques  PCB Manufacturing  & Assembly Quote , Pls Send PCB Files to Sales@raypcb.com Now



I/Os available:

This allows you to access up to 103 I/Os from within a design. It is helpful when you need more I/Os than what is available on the device. This can also make sense when designing your system with many external components that require an interface.

1.5 V or 1.8 V core voltage drive capable I/Os:

The device supports drive strengths for up to 3.6V output. This allows you to interface with other devices that support different voltages. It also allows you to use the device in applications that require high drive capabilities.

High speed I/Os:

The device has up to 6 megabits per second of pin transfer performance. This allows your design to meet the required timing at a high level of performance. It also ensures that the signal is captured correctly, even in noise.

Six-layer metal CMOS process:

This allows you to design a very small device and use minimal power. We can accomplish the entire chip in less than one square centimeter. The process is also scalable from 10 nm to 16 nm.

Standby current:

This allows you to design an active device that continues to operate while consuming a minimal level of power. It is helpful when you need a device that operates in standby mode without draining the battery. The 4.2 µA is the lowest standby current of any FPGA.


This allows you to design a very large design using the device’s memory. This is useful when you need more resources than what is available on the device. This can also make sense when designing your system with many external components that require an interface. You will get up to 27 kilobits of fast SRAM.

Customizable building blocks:

This allows you to customize your design and connect more than 100 different components simultaneously. This can also make sense when designing your system with many external components that require an interface. The 27 CBBs allow you a very large selection of different building blocks to connect.


Many benefits come with using ProASIC chips. The chip provides many different features that can help you design an application that is very efficient and high-performing. In addition, it is also very small, saving valuable space on your board. The device is second to none in power consumption and design flexibility. It provides a wide variety of input/output signals and circuitry options that can be helpful to build large designs quickly and efficiently.

The QuickLogic PolarPro II Family of Programmable Logic Devices is available online retailers. The boards are available with a low-power and a high-performance version, providing the flexibility to meet virtually all your needs.


    GET A FREE QUOTE PCB Manufacturing & Assembly Service
    File Upload